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A. PURPOSE OF THIS THESIS
The interface formulated for the hardware described
herein was developed to provide a Intel 80/20 single board
computer controller for the Micropolis 1223-1 hard disk
unit. This system along with the interface will be available
for the ongoing AEGIS modeling project at the Naval
Postgraduate School. Furthermore the experience of wiring
and programming a disk interface with a single board
computer gave the author an opportunity to learn first hand
about microcomputer hardware and programming techniques
required for such a project.
B. ORGANIZATION OF THIS THESIS
This thesis is organized into descriptions of the
hardware involved and the software required for a working
Winchester disk interface. Additional attention is paid to
the modification of an operating system to accomodate the
Micropolis hard disk drive. Chapter 2 is a brief
introduction into disk drives such as the Micropolis 1223-1.
The operating characteristics, bus protocol and interface
requirements are discussed in detail. Chapter 3 is a

discription of the Intel 80/20 single board computer and
it f s interface capabilities, followed by a discussion of the
Intel Microcomputer Developement System (MDS) and it f s role
in the interface construction. Chapter 4 covers the actual
interface design used including modifications of the
hardware and software to meet the bus protocol requirements
for successful communications with the Winchester disic.
this chapter will conclude with some recommendations
concerning the implementation of the disk into the AEGIS
modeling project. Chapter 5 pertains to some of the
difficulties encountered and recommendations for future
applications of the system in the AEGIS model. The
appendices contain the programs developed as part of this




II. THE MICBOPOLIS 1223-1 WINCHE5TEB DISfi
A. OVERVIEW
High performance, high quality, and large capacity hard
disk drives are now a low cost reality for microcompater
systems. Most hard disks use Winchester media, head
technology, and other modern techniques to achieve high
density and high performance. The bottom line specifications
for high volume storage units are cost, reliability,
capacity, and data access time.
One of the most attractive reasons for using a
Winchester disk over a floppy disk system is that of
dramatically 'increased capacity. Whereas a typical double
sided double density floppy disk stores a maximum of 1.6
Megabytes of data, the average midrange Winchester can hold
almost 18 Megabytes. Accessing data on an 8-inch Winchester
disk takes an average of 48.2 microseconds. Compare that
with about 100 microseconds for a double density floppy
disk. With a Winchester disk dirt, fingerprints, scratches,
and medium surface interferences are almost nonexistant.
Winchester units are completely sealed after having been
manufactured under cleanroom conditions.
11

B. THE MICROPOLIS 8-INCH DISK DRIVE
The model 1223-1 consist of a Micro polis fixed disk
drive with an integral controller board. The 1223-1 has the
same overall dimensions as an industry standard 8 inch
flexible disk drive, has compatable mounting and requires
the same D.C. supply voltages. The controller provides full
data transfer and control facilities in six standard
sectoring arrangements and can be attached to the host
computer through a simple bus-oriented interface.
The Micropolis model selected for the AEGIS modeling
group has 3 disk with 5 data surfaces, 580 tracks per data
surface and a formatted capacity of 35.6 Megabytes. Each
disk has been preset at the manufacturer for 24 sectors at
512 bytes each sector. The controller has a single sector
buffer mode for asynchronous transfers between host and
controller. Full error checking and error recovery
procedures are automatically performed. Error correction
code (ECC) is provided to ensure high integrity. A
specification summary can be seen in Table I.
The 1223-1 controller makes use of the track/secror
format shown in Figure 2.1. Tracks are divided into a number
of sectors which contain a fixed blocklength of user data.
12

The beginning of each sector is identifed by a sector pulse
from the disk drive. Each track contains one spare sector
which at the time of initialization can be made to fall over
a defictive area of the track.
The sectors are divided into an address field, a data
field, and a trailing gap area. Data is recorded most
significant bit first where bit 7 is the most significant
and bit zero the least significant of each byte. The address
field contains a unigue track/sector address and associated
information. This field is written during initialize
commands only. The preamble synchronizes the read circuits.
The address mark identifies the beginning of an address
field. There are two cylic redundancy checks (CRC) bytes,
conputed from the contents of the address mark and bytes 0-3
using the polynomial
This polynomial catches all single and double errors, all
errors with an odd number of zero bits, all burst errors of
length 16 oivless, 99.997% of 17 bit error burst, and
99.998% of 18 bit and longer bursts, [fief. 1] Bytes thru
3 contain the head, cylinder, and logical sector addresses.
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Spindle Speed 3600 rpm
Average Latency 3.33 msec
Track Density ....478 tpi
Available Tracks 580
Access Time:
Track to Track 12 msec
Average(1/3 stroke 42 msec
Full Stroke 85 msec
Sectoring Method hard
Number of Sectors 24
Encoding Method EPM (mod. 3PM)
Data Density 8623 bpi
Transfer Bate 922 Kbyte/sec (max)
Capacity (formatted) 35.6 Mbytes
the host system. This data field contains the preamble, data
mark r data, ECC, CHC, and postamble. The gap provides
tolerance for disk speed variation.
C. THE COMMANDS
The command set is divided into three classes: (1) class
one which is a ncndata transfer, (2) class two command which
transfers data from the controller to the host and (3) class
15

three coamand that transfers data from the host to the
controller. Each data surface of the disk mast be
prerecorded with the desired format before normal use. The
class one command or initialize command is used to
initialize the tracks and verify the format. A user utility
program is required to initialize then verify each track on
the disk with the desired format. This program can be found
in Appendix A. The class command byte coding can be seen in
Figure 2.2. Bits & 1 define the class, bits 2,3 and 4 are
described in Figure 2.2 , and bit 5 is not used. Bit 6 is the
seek command and bit 7 sets the automatic retry.
The class two read command involves data transfers from
the controller to the host. The class two command byte
coding can also be seen in Figure 2.2. The four basic
commands specified by bits 2 and 3 can be executed in a
number of different modes depending on the value of bits
4-7. Table II provides a breakdown of the definitions of
each bit of the class 2 command byte.
The write command or class 3 commands pertain to data
transfers from the host computer to the disk controller. The
class three command byte coding can be seen in Figure 2.2





Bits 0,1 02h. Class 2 code.
Bits 2,3 Command code:
s 1 Correction. The contents
of the sector buffer undergo
a correction attempt.
=2 Bead vith address check
override.
= 3 Normal read.
Bit 4 Track. Selects logical or phy-
sical sector sequencing.
Bit 5 Selects direct/buffered mode.
Bit 6 Seek.
Bit 7 Automatic retry override.
command byte. Bits 0,1 contain a 03H identifying the class
command. Bit 2 selects the write or verify command. If bit 2
is equal to one it is the write command. Host data is
transferred to the controller and is written onto the disk
in the mode specified by bits 3-7. Automatic rewrites occur
if bit 3 is a 1. If bit 2 equal implies the verify
command. Host data is compared byte-f or-byte against data














4 IN IT. TRACK
5 VERIFY FORMAT
6 INIT. & VERIFY
7 FAULT RESET
CLASS 2
7 6 5 4 3 2 1










C S D 1
CMD CODE: CORRECT
1 READ WITH DCO
2 READ WITH ACO
3 NORMAL READ
CLASS 3
7 6 5 4 3 2 1
R S D T W
T E I R R R
E R A A I 1 1
K T K W T
WRITE- VERIFY
1 WRITE
Figure 2.2. Class Comaand Byte Coding
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after a write command to verify that the data has been
correctly recorded. Bit 3 fcr write commands is an automatic
read-after-write process performed as each sector is
written.
D. PARAMETER AND TERMINATION BITES
The Micropolis Winchester disk reguires six parameter
bytes for transmitting address data. The six parameter bytes
contain address and control infromation associated with each
command. All parameter bytes must be transmitted to disk
controller even though some may not be used. A brief
description of each parameter byte can be seen in Table III.
The next byte to be presented is the termination status
byte. This byte is made available by the disk controller at
the end of each command, and contains an error code which
identifies an error condition that may have occurred during
the command. If zero, the command has been successfully
completed; if non-zero the code value indicates the reason
for termination.
E. BOS PROTOCOL
1 . General Operation
A command on the Micropolis disk is initiated by





Parameter 1... Head Address, Unit Address
Parameter 2 LSB of Cylinder Address
Parameter 3 MSB of Cylinder Address
Parameter 4 Starting Sector Address
Parameter 5 Sector Spacing Code
Parameter 6 Spare Sector Location
six parameter bytes, described in the previous section, and
a GO byte to the data port of the controller. The command
bytes specifies the type of command, while the parameter
bytes contain the associated address information. The GO
byte causes the command to be executed and may contain any
value. All eight bytes must be transmitted to the controller
even though some are not used in certain commands. The use
of the GO byte in the command protocol allows the host to
ensure the controller has correctly received the command and
parameter bytes prior to execution. As each of the command
and parameter bytes is received by the controller it is
copied into the controllers input buffer and made available
to the host. Hhen the GO fcyte is received, the controller
goes busy and proceeds to execute the command. Data




2. Host I/O Protocol
Figures 2,3, 2. 4, 2. 5 show the I/O bus protocol that
must be performed by the host to successfully communicate
with the controller. This may be implemented in any
combination of hardware/software. The READ data and WHITS
data transfer loops given in Figure 2.4 are implemented when
the data transfers are performed by a relatively slow host
(i.e., in programmed I/O mode by a microprocessor, for
example) . This protocol applies when transfers are performed
in buffered mode.
F. MICROPOLIS INTERFACE REQUIREMENTS
The host interface to the 1223 is made through a 34 pin
edge connector. Pinouts and timing requirements are shown in
Figures 2.6,2.7. The interface is structured around an 8
bit bidirectional bus and the three control signals HSTR,
RSTR, and DATA. Information is output to either a control
(command) or data port using write strobe (ISTR) , and input
from a control (status) or data port using read strobe (RSTR) .
DATA selects the port in use. These exchanges are controlled


















Pigure 2.3. Host I/O Protocol
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Bit Input ready (IRDT) . Input buffer
contains a byte for the host.








byte. The status byte is accessed by reading from the
control port. It contains controller status information
which coordinates the exchange of information with the host.
The status byte coding can be seen in Figure 2.8 and the
description of the individual bits are summarized in Table
IV The interface signals described in Figure 2.6 are defined
in Table V with the knowledge of the interface requirements
presented in this section it is now necessary to look at the





SEL Selects the addressed disk controller
ENABLE Normally held true. Used for program-
med reset.
BOSO-7 Bidirectional tristate 8 line bus.
WSTR Hrite strobe.
RSTR Bead strobe.
DATA Selects the control or data port.
CBOSY/ Controller busy. Cleared when com-
mand issued, set when command is
terminated.
ATTN Attention. Set true at the end of
each command vhen CBOSY/ changes.
OREQ Data request. This flag requests the
transfer of each byte of user data
to/from the controller.
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18 17 ATTN/ Attention Controller
20 19 DATA/ DATA/CONTROL SELECT HOST
22 21 RSTR/ READ STROBE HOST
24 23 WSTR/ WRITE STROBE HOST
26 25 ENABLE/ CONTROLLER ENABLE HOST
28 27 SEL/ CONTROLLER SELECT HOST
30 29 CBUSY CONTROLLER BUSY CONTROLLER
32 31 DREQ/ DATA REQUEST CONTROLLER
34 33 OUT/ DIRECTION of DATA TRANSFER CONTROLLER
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Pigore 2.8. Status Byte Coding
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III. THE INTEL 80/20 SBC
A. SBC CHARACTEBISTICS
For the purpose of this thesis the author feels a brief
general description of the Intel 80/20-4 is in order. This
is followed by a more in depth presentation of its* I/O
capabilities which will prove more useful in the actual
interface design that follows.
The SBC 80/20-4 is a member of Intel's line of
self-contained computers based on the powerful 8-bit
n-channel MOS 808QA CPU. The SBC 80/20-4 is a complete
computer system on a single 6.75 by 12 inch printed circuit
board. The CP0, system clock, read/write memory, nonvolatile
read only memory, I/O ports and drivers, serial
communications interface, interval timer, bus control logic
and drivers all reside on the board. The 8080A has a 16 bit
program counter which allows direct addressing of up to 64K
bytes of memory. An external stack, located within any
portion of memory, may be used as a last in/first out stack
to store and retrieve the contents of the program counter,
flags, accumulator and all of the six general purpose
registers. A sixteen bit stack pointer controls the
addressing of this external stack. Sixteen line address and
30

eight line bidirectional data buses are used to facilitate
easy interface to memory and I/O.
A programmable serial communications interface using
Intel's 8251 Universal Synchronous/Asynchronous
Receiver/Transmitter (OSABT) is contained on the board. The
USART can be programmed by tne system 1 s software to provide
virtually any serial data transmission technique presently
in use. The 8251 provides full duplex, double buffered
transmission and receive capability.
The SBC contains 48 programmable parallel I/O lines
implemented using two Intel 8255 Programmable Peripheral
Interface (PPI) devices. The software is used to configure
the I/O lines in combinations of unidirectional
input/output, and bidirectional ports. Therefore, the I/O
interface may be customized to meet specified peripheral
requirements. In order to take advantage of the large
number of possible I/O configurations, sockets are provided
for interchangeable I/O line drivers and terminators.
B. SBC INTERFACE REQUIREMENTS
1 . The 8255 PPI Operational Summary
For the interface considerations presented in the
preceding sections the disk controller dictates an 8 bit
31

bidirectional bus for data transfer. Hith this constraint in
mind only the 8255 PPI need be discussed in detail.
The parallel I/O interface logic on the SBC 80/20-4
provides 48 signial lines for the transfer and control of
data to or from the peripheral devices. Sixteen lines have a
bidirectional driver and termination networks perminantly
installed. The remaining thirty-two lines are uncommitted.
Sockets are provided for the installation of active or
passive driver/termination networks. The optional drivers
and terminators are installed in groups of four by insertion
into the 14 pin sockets. A basic block diagram of a single
8255 PPI can be seen in Figure 3.1. The two 8255 devices
allow for a wide varity of I/O configurations.
The 8255 contains three 8 bit ports (A,B # and C)
.
All can be configured in a wide varity of functional
characteristics as described in Table VI. The 8080 CPU
dictates the operating characteristics of the ports by
outputting control words to the 8255.
There are three basic modes of operation that can be
selected by the system software. Mode zero is the basic
input/output mode. Mode one is concerned with a strobed





























Port A.... One 8 bit data output or input
latched buffer.
Port B....One 8 bit data I/O latch buffer
and data input buffer.
Port C....n25 8 bit data output latch buffer
one 8 bit data input buffer. This
port can be divided into two 4 bit
ports under mode 2 operations.
A summary of the mode deffinitions and port configuration
can be seen in Table VII. Due to the fact that the disk
controllers requirement for an 8 bit bidirectional
datalines it will only be necessary to discuss the mode 2
operation of the 8255 here.
The mode 2 bidirectional bus I/O configuration
provides a means for communicating with a peripheral device
or structure on a single 8 bit bus for both transmitting and
receiving data. Handshaking signals as seen in Table VII are
proviged to maintain proper bus flow. Interrupt generation
and enable/disable functions are also available. It is
apparent from Table VII that mode 2 is only used in port A.





MODE MODE 1 MODE 2
IN CUT IN OOT GROUP A ONLY
PAO IN OCT IN OUT BIDIRECTIONAL
PA2 IN COT IN OOT BIDIRECTIONAL
PA3 IN OOT IN OOT BIDIRECTIONAL
PA 4 IN COT IN OUT BIDIRECTIONAL
PA5 IN OOT IN OUT BIDIRECTIONAL
PA6 IN OOT IN OOT BIDIRECTIONAL
PA 7 IN COT IN CUT BIDIRECTIONAL
PBO IN COT IN OUT
PB1 IN OOT IN OUT














i i. „ I, .,
PB5 IN OOT IN OUT —, __ ,., i. ,. . i.i
PB6 IN OOT IN OUT
I i
---
PB7 IN COT IN OUT
PCO IN OOT INTB(B) INTR(B) I/O
PC1 IN OOT IBF(B) OBF(B) I/O
PC 2 IN CUT STB(B) ACK(B) I/O
PC 3 IN OOT INTB(A) INTR(A) INTR(A)
PC 4 IN OOT STB (A) I/O STB (A)
PC 5 IN OOT IBF(A) I/O IBF(A)
PC 6 IN COT I/O ACK(A) ACK(A)
PC 7 IN OOT I/O OBF(A) OBF(A)
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be used in mode or 1 . It should also be noted that both
the inputs and outputs are latched. A high on the INTfi
(Interrupt Request) output can be used to interrupt the CPU
for both input or output operations. The OBF (Output Buffer
Full) output will go low to indicate that the CPU has
written data to port A. A lew on the ACK (Acknowledge) input
enables the tristate output buffer of port A to send out the
data. A low on the SIB (Strobed Input) indicates that data
has been loaded into the input latch while IBF (Input Buffer
Full) output indicates that data has been loaded into the
input latch. It might be pointed out ar this time that all
or none of the handshaking signals just presented can be
used for the 80/20 to function properly.
C. THE INTELLEC MDS SYSTEM
The Intellec MDS was used in this thesis as the design
center for the 80/20 SBC. The Intellec is a complete
microcomputer design system that provides total support
through the entire production design cycle. The MDS is also
modular, which allows custom tailoring of systems.
The standard Intellec MDS system has four main
components: (1) central processor, (2) frount panel control unit
(3) a monitor module and (4) 16K RAM. The central processor
36

of the MDS system is an Intel 8080 with the same
capabilities as the SBC 80/20 discussed earlier. The
processor was used to develope the software and provide a
means of loading the interface programs into the 4K RAM of
the SBC. Memory and I/O interface logic is also provided on
the CPU module. The module drives a three state, 16 line
address bus, which communicates with the external memory and
I/O device decoding logic. A bidirectional, 8 line data bus
provides the means for the actual data transfers. The CPU
module can address up to 65,536 bytes of memory. The 16K RAM
module provides the Intellec MDS system with 16,384K by 8
bit words of dynamic random access memory. There are four
RAH modules used in the MDS utilized in this thesis, for a
total of 6UK HAH. The monitor module of the resident CPU was
not used for the interface developement but the monitor that
resided on the SBC was used, therefore a brief description
is in order. The monitor module enables the MDS system to
have firmware storage for the monitor program and I/O
interfaces with peripheral devices such as teletype, CRT,
line printers, or paper tape readers. The monitor module can
include 2048 by 8 bit words of ROM for storage of the system
monitor program. The monitor program used on the SBC is
37

identical to the DDT (Dynamic Debugging Tool) program
associated with Digital Research^ CPM operating system. The
monitor module in conjunction with a CHT for instance can be
used to control the transfer of data, control, and status
information between the SBC and it»s associated I/O device.
Here again it must be pointed out that the monitor of the
MDS system was net used but the monitor on the SBC, which is
identical, was utilized. The frount panal control module
drives the INTERRUPT, RON and HALT switches. This module
served to provide a means of interrupting the execution of a
program to allow the user to monitor the progress of the
program or check the contents of the registers.
38

IV. THE INTERFACE DESIGN
,
A. HARDWARE
In the preceding chapters the characteristics and
interface requirements for the hardware involved in this
thesis was presented. In this chapter the author describes
the actual interface used and the software developed to
successfully communicate with the disk.
1 . The Microcolisl 223-1
The first consideration for building the hardware
interface for the Micropolis disk was to determine which of
the provided handshaking lines would be required to operate
the system in the buffered mode. Using the descriptions
provided in Figure 2.6 and Table V it is apparent tnat the
signals which source is the host would be necessary for the
disk controller to function properly, but those which source
is the controller could be implimented in the software.
Inotherwords, the signal lines ATTN, CBOSY, DREQ, and 00T
are also flags in the status byte. These lines were provided
for the flexibility of operating the disk in a DMA
environment. Inaddition, the only other lines required were
the SEL and ENABLE lines. Using the definition of SEL from
Table V this line was connected permanently to a +5V source
39

because there was no other disk controller in the system.
The ENABLE was used as a programmed reset at the beginning
of each execution of a read or write command.
2. XQte; 80/2Q SEC
It was established in Chapter III that the SBC's PPI
would be required to operate in mode 2 to satisfy the bi
directional needs of the Winchester disk. Looking at the
signals available at port C of the PPI in the mode 2 column
of Figure 3.1 it is conveniant to utilize the three I/O
lines PC0-PC2 to accommadate the WSTB, RSTB , and DATA lines.
This is an obvious decission for two reasons. First of all
port C in mode 2 can be divided into 2 four bit ports
leaving port B available for mode or 1 operations for the
remaining control lines. Secondly, since PC0-PC3 belong to
port C(L) it has an available socket (A4) which is ideal for
the terminator network that is required by the disk; more on
this later under electrical considerations. The remaining
handshaking signals were specifically designed for a DBA
mode. Since the PPI was programmed for bidirectional bus
transfer and operating in a buffered mode the output signals
OBF, IBF were net needed. Likewise, since the SBC was the
only device requiring access to the Winchester disk the INT2
40

line was not employed. The SBC does require 2 inputs for
proper operation those being ACK, and STB. Using the
description of BSTB in Chapter II it is the ACK signal
required by the SBC. This implies that all that is necessary
for this particular handshake is a feedback of BSTfi to the
SBC on every read command. The ENABLE line mentioned in the
preceding section was designed as a reset taking it - s inputs
from port B at PBO and passing it through a termination
device before connecting it to the disk controller. A basic
block diagram of the data and handshaking lines can be seen
in Figure 4.1 and the interface pinouts are described in
Figure 4.2.
B. ELECTBICAL CONSIDEBATIONS
The 1223 requires the same D.C. supply voltages as an
industry standard 8 inch flexible disk drive. The Winchester
disk was mounted in a dual floppy disk frame. This was done
with only a slight modification to the mounting brackets.
The interfacing of the handshaking signals required
buffer/driver gates with an open collector output. The
DM7438 is a quad dual input NAND gate with the desired open











FUNCTION PORT PIN# FUNCTION PIN#
DATA (MSB) PA7 34 DATA (MSB) 2
DATA PA6 36 DATA 4
DATA PA5 38 DATA 6
DATA PA4 40 DATA 8
DATA PA3 42 DATA 10
DATA PA2 44 DATA 12
DATA PA1 46 DATA 14
DATA (LSB) PAO 48 DATA (LSB) 16
ENABLE PBO 16 ENABLE 26
SEL PB1 14 SEL 28
ACK PB2 12 —
WSTR PCO 24 WSTR 24
RSTR PCI 22 RSTR 22
DATA PC 2 20 DATA 20
STB PC4 22 — —
_
(F/B t > PC4)
Figure 4.2. System Interface Pinout
The electrical best interface used can be seen in Figure
4.3. The SBC 80/20 had the 8226 four bit parallel
bidirectional bus drivers with their associated 1K pullup
resistors installed. Also each line out of the SBC is
43

inverted as is the input of the disk controller eliminating
any need for inverters in the data lines. The actual
connection was achieved through a 34 pin flat cable attached
to the disk controller edge connector J 101.
C. SOFTWARE
1
. Initialization and Verification
Each data surface of the disk must be prerecorded
with the desired format before normal use. Three initialize
commands are provided for this purpose. These commands can
be reviewed in section C of Chapter II. This program can be
seen in Appendix A. The initialize and verify program
(INTVFY. ASM) combines the two commands INITIALIZE TRACK and
VERIFY FORMAT into one command (19H). The flow diagram of
Figure 2.3 was used to implement this user utility program,
with some slight modifications. The decision loops at the
bottom of the flow diagram for read and write commands were
eliminated to prevent an accidential INTVFY being executed
which would destroy any user data on the disk. This is some
what redundant due to the fact that command echoing is used
in the protocol to prevent just such errors. The intialize
and verify routine does not envolve any data transfers
between the disk controller and the host. The INTVFY program
44

is designed to foraat one entire platter side by holding all
parameter bytes fixed except the cylinder address bytes.
Once the single disk side is completed (approx. 18 sec) the
user can change the head address paraaeter byte using the
monitor on the SBC with the substitute (S) command and then
restarting the program. The entire disk drive can be
reformated in 5 minutes using this technique.
The read and write program is a variant from the
INTVFY. ASH program in that it is comprised of a series of
subroutines whereas INTYFY.ASH is a single string without
any branching. Subroutines were written for the most
frequently used aodules such as IRDY, ORDY, STATUS, and
CBOSY. This proved to be slower than ideal execution time
due to the number of POSH and POP commands that are enherant
with subroutines. The read or write program (READRITE.ASM)
can be seen in Appendix 3.
D. SOFTWARE TIHING
The execution of a controller command consists of three
phases: initiation, execution, and termination. In the
intiation phase, the controller decides the command
specified by the host, verifies the validity of parameters
and performs housekeeping functions necessary to execute the
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command. In the execution phase, the requested functions are
performed. In the termination phase, the controller performs
post execution housekeeping and determines the termination
status for the command.
An example of the software timing, as required by the
delays specified in Figure 2.7, can be seen in the ORDY
subroutine in Appendix B. The majority of the software
timing involved an extensive use of the IN and OUT commands
since the program is basically concerned with I/O data
manipulation. By outputting a 02 hex to the SBC control port
E6, in this example, the RSTH pulse is turned on at the
control port (port C (L) ) . This followed with a 00 hex to the
same port turns off the BSTB. The user is also reminded
that anytime a read strobe control word is being pulsed that
this is also pulsing the STB control line of the SBC. This
latches in the the disk controller status byte which is then
moved into the accumulator to mask the OBDY bit (bit 1 of
status byte)
.
An example of writing a command byte to the command port
can be seen in Appendix A. Using the timing diagram Figure
2.7 to write a command byte to the disk controller command
port WSTR needs to be pulsed and the ACK to the SBC»s 8226
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must be turned on before pulsing and then off after strobing
is completed. The pulsing sequence can be seen on line 70 of
Appendix A. Here the command INTVFI is being sent to the
disk controller's command port. The command is first latched
into the SBC's data port (E4) . The ACK line is next turned
on at the SBC control port E5 followed by the strobing of
WSTB. The sequence is completed by restoring the 8 DATA
lines to the input mode by turning ACK off.
The next example is the writing of a parameter byte to
the disk controller data port. This can best be demonstrated
by looking at the PBAH1 module of the INTVFY program in
Appendix A. For this particular case the parameter byte to
be sent out contains all zeros. By using Table III this
implies that the head and unit address is zero. The pulsing
here is the same as it was in the preceding example except
that the data control line of E6 is pulsed prior to the HSTB
line pulsing and turned off upon completion of the HSTB
pulse going low. This technique complies with the timing
delays in Figure 2.7. The measured pulse delays are in

























1. All signal lines are low true at the interface connector and high
true into drivers and out of receivers.
2. Interface signal levels are lows 0-0.4V^25mA.
high= 2.5-5.0V(dOraA
3. Host provides IK pullups on Bus 0-Bus7.
4. 220/330 ohm terminators are installed in 1223 module.
Figure 4.3. Electrical Interface
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Figure 4.4. Calculated Pulse Tiaing
When the disk controller has received and verified the
command byte, six parameter bytes, and the GO byte the disk
controller goes low and executes the command. The disk then
transfers to or from the host 512 bytes of user data. This
data is then stored in the buffer titled TABLE1 in the
program in Appendix B. Opon completion of the data transfer
the disk controller finishes up the termination phase by
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issuing the termination status byte to the host computer. A
breakdown of the termination status byte error codes can be
seen in Reference 2.
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V. CONCLUSIONS AND RECOMMENDATIONS
From Chapter I? it would appear that the interface
design was a clear and strightforward process. However, the
author encountered several inconsistancies that made the job
not so candid. The facts that the author was unfamiliar with
the hardware and had very limited exposure to assembly
language programming techniques compounded the task.
A. INTERFACE DIFFICULTIES
One of the first difficulties encountered in the design
phase of the interface was how to best utilize the large
number of handshaking lines and to determine which ones
would not be necessary for operations in the buffered mode.
Too few of the lines had the same definitions or functions
compounding the problem. The documentation provided for the
SBC 80/20 was confusing caused mainly by the number of
options, modes, and port definitions that are available. The
documentation pertaining to the Micropolis disk was the
author 1 s biggest stumbling block. The manual refered to
"track oriented" commands and "noraml commands". It took a
number of hours of reading and rereading the manual in
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conjunction with phone calls to the manufacturer to resolve
the difference. It was at the last possible minute that the
author was able to ascertain, from the manufacturers
statement that the AOXILLABI STATUS bytes, which contain
detailed drive and controller status information, was
incorrect in the manual and that two revisions had been made
to the text.
The MDS system provided additional hardware problems. Ax
the outset of the project the SBC was being used on the
double density MDS system. This being the only double
density system at MPS a waiting list to use the system was
necessary. Once a dedicated MDS system was assigned to the
project the problem was traded for another. The second
system is a single density version HDS which possessed the
frustrating cronic habit of crashing the 0/S and the
directory once a week not to mention burning out the power
supply. The author lost 8 hours a week just recovering from
these failures and updating backup disks.
B. RECOMMENDATIONS
One of the recommendations for future hard disk
operations in the AEGIS modeling system would be to modify
the system presented here to allow the disk to operate in
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the DMA node. This would require some hardware and software
alterations to the present system.
The hardware changes would include making use of
handshaking lines provided as four output lines of the disk
controller namely: ATTN, CBOSY, DREQ, and OUT. These four
lines could be connected to the A port of the second PPI on
the SBC. Osing port A would eliminate any need for adding
drivers or terminator networks because they are already
installed. Then by polling this port it would eliminate the
need to read in the status byte after every transfer of a
byte to check for flags. Two additional inputs would be
required on the host computer side for OBP and IBF to
prevent an overrun of data during transfers.
The read and write command software would need only a
slight modification. The READ and WRITE flow diagrams
presented in Figure 2.4 would be modified to conform to the
flow diagrams in Figure 5.1. These read data and write data
transfer loops would provide a general transfer protocol
which is insensitive to sector length, number of sectors
being transferred, and the speed of the host interface. In
the direct mode, the host interface must provide for
response to all data requests at disk speed.
53

Before the Hicropolis disk can be fully implemented in
the AEGIS modeling system it will require a Customized Basic
Disk Operating System (CBIOS) . The author had originally
intended to include a CBIOS as an appendix to this thesis
but vas unable to do sc because of the number of hardware


















* THIS IS A USER UTILITY PROGRAM TC INITIALIZE THEN VERIFY*
* EACH TRACK ON THE 1223 DISK WITH THE DESIRED FORMAT. *
* INITIALIZE TRACK WRITES ENTIRE LENGTH OF CURRENT TRACK *
* USING HEAD- CYLINDER, SECTOR SEQUENCING. AND SPARING *
* INFORMATION CONTAINED IN THE ACCOMPANYING PARAMETER *
* BYTES. DATA FIELDS CONTAIN 51H IN ALL DATA LOCATIONS. *
* VERIFY FORMAT VERIFIES THAT THE TRACK IS CORRECTLY INIT *






SUB A ; CLEAR ACCUM...
STA PRAM2 ;ZERO OUT PRAM2
STA PRAM3 ;ZERO OUT PRAM3
INTVFY: ADI 6 ;LOAD COUNTER INTO
NOV B.A :3 REGISTER.
.*************** ********************************************
MVI A.OCOH ;PRCGRAM 8255 TO
CUT 0E7H ;MODE 2.
MVI A.004H ; INITIALIZE ACK/
OUT 0E5H ; OUTPUT ACK/ TO PT. B
***********************************************************
* *
* READ STATUS BITE. IS CONTROLLER BUSY ? *
* *
* ************** ********************************************
CBUSY1: MVI A.002H ;RSTR CMD TO CONTROL PORT
OCT 0E6H ;
MVI A.000H ;RSTR PULSE OFF
OUT 0E6H
IN 0E4H ;READ STATUS WORD
ANI 010H ;IS CBUSY TRUE
CPI 010H ;OR FALSE
JNZ CBUSY1 ;CONTROLLER BUSY GO BACK..
***********************************************************
* !
* READ STATUS BYTE TC SEE IF OUTPUT BUFFER IS FULL.. *
* *
***********************************************************
ORDY1: MVI A,002H ;RSTR CMD TO
CUT 0E6H ;CONTROL PORT.
MVI A,000H ; PULSE RSTR ON
OUT 0E6H ;THEN OFF.
IN 0E4H ;READ STATUS BYTE
ANI 002H ;MASK STATUS BYTE FOR ORDY.
CPI 002H





* LOAD COMMAND BYTE 1 INTO CONTBOLLEB FOR INITIALIZATION *
* AND VEBFICATICN OF DISK... *
* *
********** ************************ ************ *************
MVI A-019H ;LOAD CMD 1
COT 0E4H ;PUT CMD 1 TO OUTPUT PT.
MVI A.000H ;TUBN ACK/ ON
OUT 0E5H POST B
MVI A.001H ;WSTB CONT . WOBD TO ACCUM.
OUT 0E6H ; PULSE WSTB ON
MVI A,000H ; PULSE WSTB OFF
OUT 0E6H
MVI A.004H ;BESTOBE ACK/ TO
OUT 0E5H ;B POET
***********************************************************
* *











































* COMPABE RECEIVED CMD BYTE WITH ORIG. PATTERN TO VERIFY *
* CORRECTNESS. ERROR MSG 1 OUTPUT IF INCORBECT... *
* *
***********************************************************
MVI A.004H ;TUBN DATA PULSE ON
OUT 0E6H ;TO CONI. PT.
NOP ;TIME DELAY
MVI A, 006H ;RSTfi SDATA PULSE
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OUT 0E6H ;T0 CONT. PT.
MVI A.004H ;TURN OFP RSTS ONLY
COT 0E6H ;TO CONT. PT.
NCP ;TIME DELAY
MVI A,000H ;TOfiN OFF DATA LINE
C DT Q e 6 H
IN 0E4H ;LOAD CMD BITE INTO ACCUM.
ANI 019H ;MASK CMD TO VERIFY
CPI 019H ;TO ORIGINAL PATTERN
JNZ ERRMSG1 ; WRITE OOT ERROR MSG . 1
* «
* WRITE PARAMETER BYTE 1 CONTAINING HEAD ADD. AND OUTPUT *


































; 1 WITH HEAD ADDRESS ZERO
;TURN ACK/ ON
PORT E
TURN ON DATA LINE
TO CONT. PT.
TIME DELAY
PULSE HSTfi & DATA
OUT TO CONTROL PORT



































**** *** *************** *************************************
* *




; PULSE RSTR CMD
OUT ;TO CONTROL PORT
MVI A,000H ;TURN OFF
OUT 0E6H ;RSTR PULSE
IN 0E4H ;READ STATUS BYT
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ANI 001H ;MASK IRDY2
CPI 00 1H
JNZ IBDY2 ;IS IRDY2?..
***********************************************************
*



































TORN ON DATA LINE
TO CONT. PT.
TIME DELAY
RSTB S DATA POLSE
BEAD BACK PBAM1




LOAD PRAM1 INTO ACCOM..
MASK PRAM1 TO VERIFY
WRITE OOT ERROB MSG 2.
IS THIS THE
LAST- PARAMETER BYTE ?...
IF SO
GO TO GO BYTE
OTHERWISE SAVE PBAM COONT
***********************************************************
* *
* WRITE PARAMETER BYTE 2 CONTAINING LSB OF CYL. ADD. *
* AND OOTPOT TO DATA PORT. IF Pram 2 IS IN OVERFLOW COND- *







































LOAD ADD. PBAM2 IN HL REGS.
MOVE PBAM VALOE TO ACCOM..




TORN ON DATA LINE
TO CONT. PT.
TIME DELAY
POLSE CN THEN OFF
DATA AND









* COMMAND VERIFY FOR SECOND PARAMETER BYTE.... *
* *
***********************************************************
























******* *********************************** ********* ********
* *
































IS IBDY 3 ?
***********************************************************
* *























TUBN ON DATA LINE
TO CONT. PT.
TIME DELAY
BSTB S DATA PULSE
READ EACK PBAM2




LOAD PRAM2 INTO ACCUM
***********************************************************
COMPARE Pram. EYTE 2 BITH ORIGINAL VALUE AND INCREMENT *





























SEND ERROR MSG. 3
CHG. TO NEXT TBACK ...
IF C FLAG SET GO TO CABBY BOUT
OTHERWISE STORE PRAM2. . .
.
IS THIS THE
LAST PARAMETER BYTE ?. . .
IF SO
GO TO GO BYTE..





* THE CARRY ROUTINE IS UTILIZED IF Pram. BYTE 2 IS IN *
















PRAM3 AND MOV TO ACCOM.
INCREMENT PRAM3
IS THIS CYLINDER 579 ?..
IE SO END INTVFY.
.
SAVE NEW PRAM3 VALUE...
************************************************************
* THE CONTINUE HCUTINE IS USED TO CONTINUE ilTH VERIFY Cmd.*
* THAT IS TRANSMIT PARAMETER BYTE 3... *
* *
********************************************** ******** ******
CONTINUE: LXI H,PRAM3 ;LOAD ADD. PRAM3 IN HL REGS.
MOV A,M ;MOVE PRAM3 VALUE TO ACCUM.
OUT 0E4H ;PUT PRAM3 TO OUTPUT PORT
aov D,A
PUSH D ;SAVE PRAM3 VALUE
BVI A.000H ;TURN ACK/ ON
OUT 0E5H PORT B
BVI A,004H ;TURN ON DATA LINE
OUT 0E6H ;TO CONT. PT.
NCP ;TIME DELAY
MVI A.005H ; PULSE CN THEN OFF
CUT 0E6H ;THE DATA AND
BVI A,004H ;TURN OFF HSTR ONLY
CUT 0E6H ;TO CONT. PT.
NOP ;TIME DELAY
avi A.000H ;HSTR TO
OUT 0E6H ;CCNTRCL PORT
BVI A.004H ;RESTORE ACK/
OUT 0E5H PORT B
X ************** ********************************************
* *























































READ IN STATUS BYTE
MASK IRDY4
TRUE OR FALSE
IS IRDY 4 ?..
************************************************************
* *
* READ BACK PARAMETER BYTE 3 FOR VERIFICATION... *
* *





















TURN ON DATA LINE
TO CONT. PT.
TIME DELAY
RSTR 6 DATA PULSE
READ BACK PRAM3




;LOAD PBAM3 IN ACCUM..
***********************************************************
* *
* COMPARE PRAM. BYTE 3 WITH ORIGINAL PATTERN AND CONTINUE *





















PUT PRAM3 IN D REGS.
COMPARE TO ORIGINAL
SEND ERROR MSG. 4..
SAVE PRAM3
IS THIS THE
LAST PARAMETER BYTE ?..
IF SO
GO TO BYTE..
OTHERWISE SAVE PRAM COUNT
***************************************************
* *
* WRITE PARAMETER BYTE 4 CONTAINING STARTING SECTOR ADD. *
































TURN ON DATA LINE
TO CONT. PT.
TIME DELAY
PULSE HSTR & DATA
TO COMMAND PORT




















* START CMD. VERIFICATION OF PARAMETER BYTE 4 BY READING *























































































TORN ON DATA LINE
TO CONT. PT.
TIME DELAY
RSTR & DATA POLSE
READ BACK PRAM4








* COMPARE PARAMETER BYTE 4 WITH ORIG. PATTERN AND CONTINOE*





ANA A ;CCMPABE TO OHIG. VALUE
JNZ ERRMSG5 ;PRINT ERROR MSG.
DCR B ;IS THIS THE
MOV A.B ;LAST PARAMETER BYTE
CPI 000H ;IF SO
JZ GOBYTE ;GO TO GOBYTE
MOV B,A ; OTHERWISE SAVE PRAM COUNT
***********************************************************
* *
* WRITE PARAMETER BYTE 5 CONTAINING # OF SECTORS TO BE *
* PROCESSED. FOB INITIALIZATION OF A COMPLETE TRACK A TIME*








































; PULSE WSTR AND DATA
;TO COMMAND PORT









* START CMD. VERIFICATION OF PARAMETER BYTE 5 BY READING *



























*************** ******************************* ****** *******
* *




































******* ***************** ******** ********** *****************
* *

























TURN ON DATA LINE
TO CONT. PT.
TIME DELAY
RSTR & DATA PULSE
READ BACK P3AM5








* COMPARE PARAMETER BYTE 5 WITH ORIG. PATTERN AND CONTINUE*












ERRMSG6 ; PRINT ERR. MSG






B,A •SAVE PRAM CT.
HRITE PRAM. BYTE 6 CONTAINING NORMAL/SPARED TRACK AND
DEFFECTIVE SECTOR ADDRESS. NORMALLY NOT USED BUT MUST





















































* COMMENCE COMMAND VERIFICATION OF PARAMETER BYTE 6 BY *
























0E4H ;READ STAT. BY
002H ;MASK 0RDY8
002H ;TRUE OR FALSE


















































TURN ON DATA LINE
TO CONI. PT.
TIME DELAY
RSTR S DATA PULSE
READ BACK PRAM6





LOAD PRAM6 IN ACCUM.
***********************************************************
* *
* COMPARE PARAMETER BYTE 6 WITH ORIGINAL PATTERN AND *













COMPAfiE TO ORIG. VALUE
PRINT ERROR MSG. 7
IS THIS THE




JZ GOBITE ;GO TO GOBYTE
****************************************************** ******
* *
* OUTPUT GO BYTE TO DISK CONTROLLER. THE GO BYTE CAUSES THE*
* COMMAND TO BE EXECUTED AND MAY CONTAIN ANY VALUE. FOR *









































; PULSE HSTR AND
;DATA TO CMD. PT.














THE HAIT STATUS MODULE IS USED TO READ BACK TERMINATION *
BYTE. TERMINATION STATUS IS ACCESSED BY READING FROM *
THE CONTROLLER DATA PORT IN RESPONSE TO ATTN TRUE, USING*






















IS CBOSY TRUE ?
OR FALSE ?
CONTROLLER BUSY GO BACK,
***********************************************************
* *






























* READ FROM CONTROLLER DATA PORT THE TERM. STATOS BYTE. *
* DETERMINE ERROR CONDITIONS THAT HAVE OCCURRED DURING THE*
* COMMAND EXECOTION. THE CODE IN BITS 0-3 INDICATE REASON *
* FOR TERMINATION.... *
* *
***********************************************************
TORN ON DATA LINE
TO CONT. PT.
TIME DELAY
PULSE RSTR & DATA
TO CONT. PT.





READ IN TER. STAT. BYTE


























J MP INTVFY ;











































































































E3R0R1: DB •COMMAND BITE RECEIVED IN ERROR. . .» ,0DH, OAH
ERROR2: DB «PRAM1 BYTE RECEIVED IN ERROR. ..•
,
ODH , OAH
ERROR3: DB • PRAM2 BYTE RECEIVED IN ERROR. ..«, ODH, OAH
ERRORS: DB *FRAM3 BYTE RECEIVED IN ERROR. ..», 0DH # OAH
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ERR0B5: DB PRAM4 BYTE BECEIVEO IN ERROR. . .
•
, ODH, OAH
ERROR6: DB • PRAMS BITE RECEIVED IN ERROR. ..», ODH, OAH
ERROR7: DB • PRAM6 BITE RECEIVED IN ERROR. ..», ODH, OAH
ERROR8: DB 'TERMINATION STATUS BITE ERROR. ..» ,ODH, OAH











* THIS IS A SUBROUTINE TO EITHER READ OR WRITE TO THE *
* MICROPOLIS 1223-1 HARD DISK DEPENDING ON THE COMMAND *
* BITE. IF THE COMMAND BYTE IS A 4EH IT IS A READ COM- *





****** * ******** * ************************** ****************
* *
* INITIALIZE CONDITIONS BY PROGRAMING 8255 TO MODE 2, *
* CLEARING ACCUMULATOR, SETTING ACK/ ON AND SETTING *





HVI A.001H ;SET DISK CONTROLLER
OUT 0E5H ;ENABLE PT.B
READRITE: SUB A ;CLEAB ACCUM.
ADI 6 ;LOAD PRAM CT.
MOV B,A
MVI A,0C0H ;PGM. 8255
CUT 0E7H ;MODE TWO
MVI A-005H ;TURN ON ACK/
CUT 0E5H PORT B
**********************************************************
* *
* READ STATUS BYTE AND MASK TO SEE IF DISK CONTROLLER *
* IS NOT BUSY (CBUSY=1). FOLLOW BY CHECKING TO SEE IF *
* HOST MAY SEND COMMAND BYTE (ORDY-1).... *
* *
**********************************************************
CALL CEUSY ;IS CONT. BUSY?
CALL ORDY ;READY FOR CMD?
**********************************************************
* *
* LOAD READ CR WRITE COMMAND BYTE INTO DISK CONTROL PORT.*
* *
**********************************************************
LXI H,CMD ;ADD. OF CMD BYTE
MOV A.M ;MOVE CMD TO ACCUM.
OUT 0E4H ;PUT CMD TO OUT PT.
MOV D.A ;SAVE ORIG.
PUSH 5 ;CMD. BYTE
MVI A,001H ;TURN ACK/ ON
OUT 0E5H PORT B
MVI A,001H ;STROBE RSTR ON
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OOT 0E6H ;TO CONT. PT.
MVI A.000H ; HSTR OFF
OOT 0E6H ;TO CONT. PT.
MVI A,005H ; RESTORE ACK/ ON
OUT 0E5H POBT B
******* ************************* ***************************
* *
* COMMENCE COMMAND VERIFICATION BI BEADING STATUS BYTE
* FOB OBDY & IBDI. .. *
* *
*************** ************************************ ********
CALL ORDI ; BEADY FOB CMD?
CALL IRDY ;CMD BEADY FOB BEAD BACK
**********************************************************
* *
* COMPARE RECEIVED COMMAND BTYE HITH ORIGINAL PATTERN *





























TORN DATA POLSE ON
TO CONT. PT.
TORN ON BSTR & DATA
TO CONT. PT.





LOAD ORIG. IN D
COMPARE COMMANDS
FAIL? PRINT MSG 1
SAVE FOR RD WR DECISION
**********************************************************
*
* WRITE PARAMETEB BYTE 1 CONTAINING HEAD ADDBESS AND *



































LOAD ADD. OF HEAD
PRAM1 VALOE TO ACCOM.









TOBN OFF BSTB ONLY
TO CONT. PT.








* COMMENCE PARAMETER 1 VERIFICATION BY READING STATUS *
* BTYE FOR ORDY 6 IRDY.. *
* *
**********************************************************
CALL ORDY ; HOST HAY SEND FRAM2
CALL IRDY ;PRAM READY TO READ BACK
**********************************************************































TORN ON DATA STROBE
TO CONT. PT.
TORN ON RSIR & DATA
TO CONT. PT.
TORN OFF RSTR ONLY
TO CONT. PT.
TORN OFF DATA STROBE
TO CONT. PT.
LOAD PBAM1 ACCOM.




LAST PRAM END PGM.
**********************************************************
*
WRITE PARAMETER BYTE 2 CONTAINING LSB OF CYLINDER *
ADDRESS AND OOTPOT TO DATA PORT. IF PARAMETER 2 IS *
IN OVERFLOW CONDITION CARRY OVER TO PARAMETER BYTE 3 *










































TORN ON DATA LINE
TO CONT. PT.
TORN ON DATA & WSTR
TO CONT. PT.
TORN OFF WSTR ONLY
TO CONT. PT.











CALL OHDY ; HOST MAI SEND PRAM 3
CALL IBDY ;PRAM2 BEADY TO HEAD BACK
********************** 4*********** ************************
* *




















TORN ON DATA SIROBE
TO CONT. PT.
RSTR & DATA ON
TO CONT. PT.

















* COMPARE PARAMETER BYTE 2 WITH ORIGINAL VALOE. IF *






CHG. TO NEXT TRACK
OVERFLOW TO PRAM 4
OTHERWISE SAVE PRAM2
IS THIS LAST PRAM?




* THE CARRY ROOTINE IS OTILIZED IF PARAMETER BYTE 2 IS *
* IN OVERFLOW CONDITION TO INCREMENT PARAMETER BYTE 3.. *
* *
**********************************************************
CARRY: LXI H,PRAM3 ;LOAD ADD. PRAM3
;PRAM VALUE TO ACCUM.
{INCREMENT PRAM3
;IS THIS TRACK 579
;IF SO END PGM.
;SAVE NEW PRAM3 BYTE
**********************************************************
* *
* THE CONTINOE ROOTINE IS USED TO CONTINOE WITH READ *


















































TORN ON DATA STROBE
TO CONT. PT.
TORN ON WSTB & DATA
TO CONT. PT.
TORN OFF »STR ONLY
TO CONT. PT,





* COMMENCE VERIFICATION OF PARAMETER BYTE 3.... *
* *
**********************************************************
CALL CBDY ; HOST MAY SEND PRAM 4
CALL IRDY ;PRAM3 READY FOR READ BACK
* ************** *************************** ********* *******
* *





















TORN ON DATA LINE
TO CONT. PT.















* COMPARE PARAMETER BYTE 3 MITH ORIGINAL PATTERN AND *
* CONTINOE TO PARAMETER BYTE 4 OR PRINT ERROR MSG. 4 *
* IF CHECK FAILS... *
* *
**********************************************************









SAVE PRAM 3 VALOE
DCR PRAM COONT
IS THIS THE LAST PRAM?
**********************************************************
* *









































POT PRAM4 VALOE IN ACCOM.





TORN ON DATA LINE
TO CONT. PT.
POLSE HSTR & DATA ON
TO CONT. PT.
TORN OFF HSTR ONLY
TO CONT. PT.






* COMMENCE VERIFICATION OF PARAMETER BYTE 4 BY READING *
* STATOS BYTE FCR ORDY & IRDY... *
* *
*************** * ****** ********** **************************
CALL ORDY ;HOST MAY SEND PRAM 5
CALL IRDY ;PRAM4 READY TO READ BACK
**********************************************************
*





















TORN ON DATA LINE
TO CONT. PT.
TORN RSTR & DATA ON
TO CONT. PT.







* COMPARE PARAMETER BYTE 4 WITH ORIGINAL PATTERN AND *

















* WRITE PARAMETER BYTE 5 CONTAINING NUMBER OF SECTORS *
* TO BE PROCESSED. FOR THIS PARTICULAR CASE THIS SYSTEM *
* WILL ONLY WRITE OR READ ONE SECTOR AT A TIME THERE- *
* FORE PRAM5=001H *
* *

































TURN ON DATA LINE
TO CONT. PT.
WSTR & DATA ON
TO CONT. PT.
TURN OFF WSTR ONLY
TO CONT. PT.






* COMMENCE VERIFICATION OF PARAMETER BYTE 5 BY READING *
* STATUS BYTE *
**********************************************************
CALL ORDY ; HOST MAY SEND PRAM6
CALL IRDY ;PRAM READY TO BEAD BACK
* ************** *******************************************
* *





















TURN ON DATA LINE
TO CONT. PT.
RSTR & DATA ON
TO CONT. PT.
TURN OFF RSTR ONLY
TO CONT. PT.





* COMPARE PARAMETER BYTE 5 WITH ORIGINAL PATTERN AND *
* CONTINUE TO PARAMETER BTYE 6 OR IF FAILED PRINT ERROR *




CPI 001H ;TO ORIG. VALUE
JNZ EBRMSG6 ;FAIL? PRINT MSG
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DCB B ;DCR PRAM CT
.
JZ GOBYTE ;LAST PRAM EXECUTE PGM.
***********************************************+********+*
* *
* WRITE PARAMETER BYTE 6 CONTAINING NORMAL/SPARED TRACK *
* AND DEFFECTIVE SECTOR ADDRESS. NORMALLY NOT USED BUT *















































* COMMENCE VERIFICATION OF PARAMETER BYTE 6 BY READING *
* STATUS BYTE FCR ORDY & IRDY *
* *
CALL ORDY ;HOST MAY SEND GC BYTE
CALL IRDY ;PRAM6 READY TO SEND BACK
* *** ****************** ************************************
* *





















TURN ON DATA LINE
TO CONT.PT.
TURN DATA RSTR ON
TO CONT.PT.
TURN OFF RSTR ONLY
TO CONT.PT.





* COMPARE PARAMETER BYTE 6 WITH ORIGINAL PATTERN AND *
* CONTINUE TO GO BYTE OR IF FAIL PRINT ERROR MSG. 7... *
* *
**********************************************************
CPI 025H ;CCMPARE TO 24
JNZ ERRMSG7 ;FAILED? PRINT MSG,
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DCR B ;IS THIS LAST
JZ GCBYTE ;YES GO TO EXECUTION
**********************************************************
* *
* OUTPUT GO BYTE TO DISK CONTROLLER. THE GO BYTE CAUSES *
* THE COMMAND TO BE EXECUTED AND MAY CONTAIN ANY VALUE. *















































* THE DECISION 80UTINE DETERMINES IF THE COMMAND WAS A *
* READ OR WRITE. IT THEN PASSES CONTROL OVER TO THE AP- *







; RECOVER CMD. BYTE
;MOV CMD. TO ACCUM.
;TEST FOR WRITE CMD.
;GO TO WR. MODULE
**********************************************************
* *
* THE READ MODULE READS THE STATUS BYTE AND DETERMINES *
* IF DATA IS REQUSTED OR ATTENTION IS TRUE. IF SO DATA *
* PORT PUTS BYTE TO DATA BUFFER. (FOR DEMONSTRATION THIS *




































TURN ON DATA LINE
TO CONT. ET.




TURN OFF DATA LINE
TO CONT.PT.















THE WBITE HODOLE BEADS STATUS BYTE AND DETEBMINES IF *
IF DATA BEQOEST OB ATTENTION BITS ABE SET TO ONE. IF *












































TUBN ON DATA LINE
TO CONT.PT.
TUBN WSTB 6 DATA ON
TO CONT.PT.
TUBN OFF HSTB ONLY
TO CONT.PT.







THE WAIT STATUS MODULE IS USED TO BEAD BACK TEBMINAT-
ION BYTE. THIS BYTE IS ACCESSED BY BEADING FBOM THE



















































TEB. STAT. BYTE BEADY?
TUBN ON DATA LINE
TO CONT.PT.
TUBN ON BSTB & DATA
TO CONT.PT.










* THE CONTROLLER BOSY SOBBCOTINE IS OSED TO DETEBMINE IF *
* THE DISK CONTROLLEB IS BUSY (CBOSY^O) . IF CONTBOLLEB *
* IS NOT BUSY CCNTBOL IS HETOBNED TO MAIN PROGBAM AND *

















































GO BACK IF SO
******* ****** ************************************** *******
* *
* THE O0TP0T BEADY SOBBOOTINE IS OSED TO DETEBMINE IF *
* THE DISK CONTBOLLEB IS BEADY TO BECEIVE A WORD FROM *




















































* THE INPOT READY SUBROOTINE IS TO DETERMINE IF THE DISK *











































READ IN STATUS BYTE
MASK IRDY
FOR IRDY=1
IF NOT READY GO BACK
**** ******************************************** **********
* *
* THE STATUS SUBROUTINE DETERMINES IF ATTENTION OR DATA *




















































































































































































































































































COMMAND BYTE RECEIVED IN ERROR.
PRAM1 BYTE RECEIVED IN ERROR...
PRAM2 BYTE RECEIVED IN ERROR...
PRAM3 BYTE RECEIVED IN ERROR...
PRAM4 BYTE RECEIVED IN ERROR...
PRAM5 BYTE RECEIVED IN ERROR...
PRAM6 BYTE RECEIVED IN ERROR...
TERMINATION STATUS BYTE ERROR..



















* THE FINISH ROUTINE PROVIDES A PROGRAMMED RESET FOR *
* THE DISK CONTROLLER WHICH AUTOMATICALLY INITIALIZES *
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